参考文献

[1] MACRI J. AMD's Next Generation GPU and High Bandwidth Memory Architecture：FURY[C]//2015 IEEE Hot Chips 27 Symposium（HCS），IEEE，2016.

[2] JUN H，CHO J，LEE K，et al. HBM（High Bandwidth Memory）DRAM Technology and Architecture[C]//2017 IEEE International Memory Workshop（IMW），IEEE，2017.

[3] LEE J，LEE C Y，KIM C，et al. Micro Bump System for 2nd Generation Silicon Interposer with GPU and High Bandwidth Memory（HBM）Concurrent Integration[C]. 2018：607-612.

[4] DEO M. Enabling Next-Generation Platforms Using Intel’s 3D System-in-Package Technology[J]. Altera Inc，2017，16.

[5] SUN Y C. System Scaling for Intelligent Ubiquitous Computing[C]//Electron Devices Meeting，IEEE，2018.

[6] 王晓明. 后摩尔时代的3D封装技术——高端通信网络芯片对3D封装技术的应用驱动[J]. 中兴通讯技术，2016，22（4）.

[7] 拉奥·R. 图马拉，马达范·斯瓦米纳坦. 系统级封装导论[M]. 化学工业出版社，2014.

[8] PATTY C C. Wafer-scale Assembly & Heterogeneous Integration Technologies for MMICs [C]//IMS 2012 3D Integrated Circuit Workshop.

[9] WU J H，et al. RF SiP Technology：Integration and Innovation，International Conference on Compound Semiconductor Manufacturing，2004.

[10] TONG H M. 3D ICs：The Next Revolution[R]. GM &Chief R&D Office Group R&D December，ASE GROUP，2009. 22.

[11] 郭昌宏，周金成，李习周. 存储器封装技术发展浅析[J]. 中国集成电路，2019，28（1）：75-79.

[12] 陈珊. 可编程处理器模块系统级封装协同设计与小型化实现[D]. 北京：清华大学，2015.

[13] ONAGI T，SUN C，TAKEUCHI K. Impact of Through-Silicon Via Technology on Energy Consumption of 3D-Integrated Solid-State Drive Systems[C]//2015 International Conference on Electronics Packaging and iMAPS All Asia Conference（ICEP-IAAC），IEEE，2015：215-218.

[14] 树墩. 3D NAND闪存技术一览[J]. 个人电脑，2016，22（11）：1-4.

[15] http://www.ymtc.com/cn/index.php?s=/cms/197.html.

[16] https://business.kioxia.com/content/dam/kioxia/shared/business/ssd/doc/whitepaper-cSSD-BG4.pdf.

[17] JOHGUCHI K，HATANAKA T，ISHIDA K，et al. Through-Silicon Via Design for a 3-D Solid-State Drive System With Boost Converter in a Package[J]. IEEE Transactions on Components，Packaging and Manufacturing Technology，2011，1（2）：269-277.

[18] SCHEUERMANN U. Packaging and Reliability of Power Modules - Principles，Achievements and Future Challenges[C]//PCIM Europe 2015；International Exhibition and Conference for Power Electronics，Intelligent Motion，Renewable Energy and Energy Management；Proceedings of　VDE，2015：1-16.

[19] MILLÁN J，GODIGNON P，PERPIÑÀ X，et al. A Survey of Wide Bandgap Power Semiconductor Devices[J]. IEEE Transactions on Power Electronics，2014，29（5）：2155-2163.

[20] YOLE Development，Market & Technology Trends in Wide BandGap Power Packaging[C]//APEC，2015.

[21] BECKEDAHL，SPANG，MATTHIAS，et al. Breakthrough into the Third Dimension – Sintered Multi Layer Flex for Ultra Low Inductance Power Modules[C]//International Conference on Integrated Power Systems，VDE，2014.

[22] GUTH K，SIEPE D，GÖRLICH J，et al. New Assembly and Interconnects Beyond Sintering Methods[C]//PCIM Europe 2010.

[23] HORIO M，IIZUKA Y，IKEDA Y，et al. Ultra Compact and High Reliable SiC MOSFET Power Module with 200℃ Operating Capability[C]//International Symposium on Power Semiconductor Devices and ICS，IEEE，2012：81-84.

[24] FISCHER，ANDREAS C，FORSBERG，et al. Integrating MEMS and ICs[J]. Microsystems & Nanoengineering，1：15005.

[25] Hofmann L，Baum M，Schubert I，et al. 3D-Wafer Level Packaging for MEMS By Using a Via Middle Approach Based on Copper Through Silicon Vias Combined With Copper Thermo-Compression Bonding[C]// International Wafer Level Packaging Conference （IWLPC），2016.

[26] GESSNER T，HOFMANN L，WANG W S，et al. 3D Integration Technologies for MEMS[C]//IEEE International Conference on Solid-state & Integrated Circuit Technology，IEEE，2016.

[27] MEMS Packaging.Yole Development Report，2012.

[28] THEUSS H，GEISSLER C，MUEHLBAUER F X，et al. A MEMS Microphone in a FOWLP[C]//2019 IEEE 69th Electronic Components and Technology Conference（ECTC），IEEE，2019.

[29] LI，Y，SUNY L. SiP-System in Package Design and Simulation ：Mentor EE Flow Advanced Design Guide，John Wiley & Sons，Incorporated，2017. ProQuest Ebook Central.

[30] LI，Y，SUNY L. SiP-System in Package Design and Simulation：Mentor EE Flow Advanced Design Guide，John Wiley & Sons，Incorporated. ProQuest Ebook Central，2017.

[31] http://www.eepw.com.cn/article/256728_2.htm.

[32] WALCOTT D. Are We Ready to Mobilize on Mobile Health[J]，2020.

[33] KIM H，KIM S，HELLEPUTTE V N，et al. A Configurable and Low-Power Mixed Signal SoC for Portable ECG Monitoring Applications[J]. IEEE Transactions on Biomedical Circuits and Systems，2013，8（2）：257-267.

[34] SADAKA M，RADU I，CIOCCIO L D. 3D Integration：Advantages，Enabling Technologies & Applications[C]//IEEE International Conference on Ic Design & Technology，IEEE，2010.

[35] MARTINS A，PINHEIRO M，FERREIRA A F，et al. Heterogeneous Integration Challenges within Wafer Level Fan-Out SiP for Wearables and IoT[C]//2018 IEEE 68th Electronic Components and Technology Conference（ECTC），IEEE，2018：1485-1492.